

# LZ2354J

1/3 type B/W CCD Area Sensor for EIA


## DESCRIPTION

LZ2354J is a 1/3-type (6.0 mm) solid-state image sensor that consists of PN photo-diodes and CCDS (charge-coupled devices). Having approximately 410000 pixels (horizontal 811 × vertical 507), the sensor provides a high resolution stable B/W image.


## FEATURES

- Number of pixels : 768 (H) × 494 (V)
- Pixel pitch : 6.4  $\mu\text{m}$  (H) × 7.5  $\mu\text{m}$  (V)
- Number of optical black pixels
  - : Horizontal; front 3 and rear 40
  - : Vertical; front 11 and rear 2
- Low fixed pattern noise and lag
- No burn-in and no image distortion
- Blooming suppression structure
- Built-in output amplifier
- Variable electronic shutter (1/60 to 1/1 0000 s)
- Compatible with EIA standard
- Package : 16-pin SDIP[CERDIP](WDIP01 6-N-0450)

## PIN CONNECTIONS



## BLOCK DIAGRAM



**PIN DESCRIPTION**

SYMBOL	PIN NAME
OD	Output transistor drain
OS	Video output
$\phi_{RS}$	Reset transistor clock
$\phi V_1, \phi V_2, \phi V_3, \phi V_4$	Vertical shift register clock
$\phi H_1, \phi H_2$	Horizontal shift register clink
$\phi_{LH1}$	Horizontal shift register final stage clock
OFD	Overflow drain
PW	P type well
GND	Ground
NC1, NC2	No connection

**ABSOLUTE MAXIMUM RATINGS**

(Ta = 25°C)

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Output transistor drain voltage	V <sub>OD</sub>	O to +18	V	
Reset aate clock voltage	V <sub>φRS</sub>	V <sub>PW</sub> to +12	V	
Vertical shift register clock voltage	V <sub>φV</sub>	V <sub>PW</sub> to +18	V	
Horizontal shift register clock voltage	V <sub>φH</sub>	V <sub>PW</sub> to +8	V	
Horizontal shift resister final staae clock voltage	V <sub>φLH</sub>	V <sub>PW</sub> to +8	V	
Overflow drain voltage	V <sub>OFD</sub>	0 to +55	V	
Voltage difference between PW and vertical clock	V <sub>PW</sub> - V <sub>φV</sub>	-28 to 0	V	1
Storage temperature	T <sub>Stg</sub>	-20 to +80	°C	
Operating ambient temperature	T <sub>opr</sub>	-20 to +70	°C	

**NOTE :**

1. The OFD clock  $\phi_{OFD}$  is excluded

## RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Operating ambient temperature		Topr		25,0		°C	
Output transistor drain voltage		V <sub>OD</sub>	14.5	15.0	16.0	V	
Overflow drain voltage	When DC is applied	V <sub>om</sub>	5.0		19.0	V	1
	When pulse is applied p-p level	V <sub>φOFD</sub>	23.0			V	2
Ground		GND		0.0		V	
P-well voltage		V <sub>FW</sub>	-10.0		V <sub>φVL</sub>	V	
Vertical shift register clock	LOW level	V <sub>φV1L</sub> , V <sub>φV3L</sub> V <sub>φV2L</sub> , V <sub>φV4L</sub>	-9.5	-9.0	-8.5	V	
	INTERMEDIATE level	V <sub>φV1I</sub> , V <sub>φV3I</sub> V <sub>φV2I</sub> , V <sub>φV4I</sub>		0.0		V	
	HIGH level	V <sub>φV1H</sub> , V <sub>φV3H</sub>	16.0	16.5	17.0	V	
Horizontal shift register clock	LOW level	V <sub>φH1L</sub> , V <sub>φH2L</sub>	-0.05	0.0	0.05	V	
	HIGH level	V <sub>φH1H</sub> , V <sub>φH2H</sub>	4.7	5.0	6.0	V	
Horizontal shift register final stage clock	LOW level	V <sub>φLH1L</sub>	-0.05	0.0	0.05	V	
	HIGH level	V <sub>φLH1H</sub>	4.7	5.0	6.0	V	
Reset gate clock	LOW level	V <sub>φRSL</sub>	0.0		V <sub>OD</sub> -11.0	V	
	HIGH level	V <sub>φPSH</sub>	V <sub>OD</sub> -6.5		10.0	V	
Vertical shift register clock frequency		f <sub>φV1</sub> , f <sub>φV2</sub> f <sub>φV3</sub> , f <sub>φV4</sub>		15.73		kHz	
Horizontal shift register clock frequency		f <sub>φH1</sub> , f <sub>φH2</sub> f <sub>φLH1</sub>		14.32		MHz	
Reset gate clink frequency		f <sub>φRS</sub>		14.32		MHz	

\* Connect NC1 and NC2 to GND directly or through a capacitor larger than 0.047 μF.

## NOTES :

1. When DC voltage is applied, shutter speed is 1/M seconds.
2. When pulse is applied, shutter speed is less than 1/W seconds

**ELECTRICAL CHARACTERISTICS (Drive method : Field Accumulation)**

(Ta=25°C, Operating conditions : typical values for the recommended operating conditions, Color temperature of light source : 3200 K / IR cut-off filter (CM-500, 1 mm))


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Standard output voltage	Vo		150		mV	2
Photo response non-uniformity	PRNU			10	%	3, 4
Saturation output voltage	vast	700			mV	3, 5
Dark output voltage	Vdark		0,5	3.0	mV	1, 6
Dark signal non-uniformity	DSNU		0.5	2.0	mV	1, 3, 7
Sensitivity	R	300	400		mV	8
Gamma	Y		1			
Smear ratio	SMR		- 75	- 70	dB	9, 10
Image lag	AI			1.0	0/0	11
Blooming suppression ratio	ABL	1 000				9, 12
Output transistor drain current	IoD		4.0	8.0	mA	
Output impedance	Ro		350		Ω	
Dark noise	Vnoise		0.2	0.3	mV	13
OB difference in level				1.0	mV	1, 14

**NOTES :**

1. Ta : +60°C
2. The average output voltage under the uniform illumination. The standard exposure condition is defined when Vo is 150 mV.
3. The image area is divided into 10X 10 segments. The segment's voltage is the average output voltage of all the pixels within the segment.
4. PRNU is defined by  $(V_{max} - V_{min})/V_o$ , where Vmax and Vmin are the maximum and the minimum values of each segment's voltage respectively, under the standard exposure condition.
5. The minimum segment's voltage under 10 times exposure of the standard exposure condition.
6. The average output voltage under the non-exposure condition.
7. DSNU is defined by  $(V_{dmax} - V_{dmin})$ , where Vdmax and Vdmin are the maximum and the minimum values of each segment's voltage respectively, under the non-exposure condition.


8. The average output voltage when a 1000 lux light source with a 90% reflector is imaged with a lens at F4, f50 mm.
9. The sensor is exposed only in the central area of V/I O square, where V is the vertical image size.
10. SMR is defined by the ratio of the smear voltage detected during the vertical blanking period to the maximum output voltage in the V/I O square, with a lens at F4.
11. The sensor is exposed at the exposure level corresponding to the standard condition. AI is defined by the ratio of the lag voltage measured at the 1st field during the non-exposure period to the standard output voltage.
12. ABL is defined by the ratio of the exposure at the standard condition to the exposure at a point where a blooming is observed.
13. The RMS value of the dark noise after CDS, The bandwidth range is from 100 kHz to 4.2 MHz. SC trap on.
14. The difference of the average output voltage between the effective area and the OB area under the non-exposure condition.

## PIXEL STRUCTURE



OPTICAL BLACK  
(11 PIXELS)

## SPECTRAL RESPONSE EXAMPLE




## TIMING DIAGRAM EXAMPLE


## VERTICAL TRANSFER TIMING

Shutter speed  
1/2000 s


## (ODD FIELD)



## (EVEN FIELD)




## HORIZONTAL TRANSFER TIMING



## READOUT TIMING

## (ODD FIELD)



## (EVEN FIELD)



## SYSTEM CONFIGURATION EXAMPLE

